

10/572730

JAP20 Rec'd PCT/PTO 21 MAR 2006

Attorney Docket Number: 70404.30/tt

SEMICONDUCTOR DEVICE HAVING HIGH-K GATE DIELECTRIC LAYER  
AND METHOD FOR MANUFACTURING THE SAME

5

[0001]

1. Field of the Invention

The present invention relates to a semiconductor device having a high-k gate dielectric layer and a method for manufacturing the 10 semiconductor device. More particularly, the present invention relates to the control of the threshold voltage of a MISFET.

[0002]

2. Description of the Background Art

15 In order to realize a high-speed performance and size reduction of semiconductor devices, such as a MISFET (metal insulator semiconductor field effect transistor), a thin gate dielectric layer has been adopted. However, a problem that gate leakage current increases when the thickness of a silicon oxide film and a silicon 20 oxynitride film (hereinafter referred to as "a silicon oxide film and the like") is reduced. The silicon oxide film and the like have been used as gate dielectric layers. To solve this problem, there has been proposed a technique which involves adopting a film having 25 high dielectric constant (k) (hereinafter referred to as "a high-k gate dielectric layer") as a gate dielectric layer.

[0003]

Also, there has been proposed a technique which involves controlling the threshold voltage of a MOS (metal oxide semiconductor) 30 transistor by forming P-type impurity regions (refer to, for example, Japanese Patent Laid-Open No. 2002-313950).

[0004]

However, as a result of an examination by the present inventor, it became apparent that the use of a high-k gate dielectric layer

as a gate dielectric layer of a MISFET causes the problem that the threshold voltage of a MISFET rises more than when a silicon oxide film and the like are used. As one cause, it might be that this is because the metals contained in a high-k gate dielectric layer and  
5 the Si contained in a gate electrode react with each other. Furthermore, as another cause it might be that this is because the metals contained in a high-k gate dielectric layer react with arsenic ions and boron ions implanted into a substrate for use in the formation of source/drain regions.

10 [0005]

Since the driving performance of a transistor decreases if the threshold voltage of a MISFET rises, it is necessary to control the threshold voltage with high accuracy.

15 SUMMARY OF THE INVENTION

[0006]

The present invention has been conceived to solve the problems described above and preferred embodiments of the present invention provide a novel and useful semiconductor device and method for  
20 manufacturing the same, so as to control a threshold voltage of the semiconductor device having a high-k gate dielectric layer with high accuracy.

[0007]

According to first aspect of the present invention, the  
25 semiconductor device according to a preferred embodiment includes a well of a first conductive type formed in an upper layer of a substrate. A low-concentration layer of the first conductive type having a lower impurity concentration than the well is formed in an extreme surface layer of a channel portion of the well. A high-k gate dielectric  
30 layer having a higher dielectric constant than a silicon oxide film is formed on the low-concentration layer. A gate electrode is formed on the high-k gate dielectric layer. Source/drain regions of a second

conductive type are formed in an upper layer of the well, the source/drain regions sandwiching the low-concentration layer.

[0008]

According to second aspect of the present invention, the  
5 complementary semiconductor device having a n-type circuit region and a p-type circuit region, includes a p-type well formed in an upper layer of a substrate of the n-type circuit region. A n-type well is formed in an upper layer of the substrate of the p-type circuit region. A p-type low-concentration layer is formed in an extreme  
10 surface layer of a channel portion of the p-type well, the p-type low-concentration layer having a lower impurity concentration than the p-type well. An n-type low-concentration layer is formed in an extreme surface layer of a channel portion of the n-type well, the n-type low-concentration having a lower impurity concentration than  
15 the n-type well. A high-k gate dielectric layer is formed on the p-type and n-type low-concentration layers, the high-k gate dielectric layer having a higher dielectric constant than a silicon oxide film. A gate electrode is formed on the high-k gate dielectric layer. N-type source/drain regions are formed in an upper layer of the p-type well,  
20 the n-type source/drain regions sandwiching the p-type low-concentration layer. P-type source/drain regions are formed in an upper layer of the n-type well, the p-type source/drain regions sandwiching the n-type low-concentration layer.

[0009]

25 According to third aspect of the present invention, in the method for manufacturing a semiconductor device according to another preferred embodiment of the present invention, a well is firstly formed by implanting a first conductive type impurity into a substrate. A second conductive type impurity is implanted into an extreme surface  
30 layer of a channel portion of the well. A high-k gate dielectric layer having a higher dielectric constant than a silicon oxide film is formed on the substrate, after implanting the second conductive type impurity. A gate electrode material film to be a gate electrode

is formed on the high-k gate dielectric layer. A gate electrode is formed by patterning the gate electrode material film and the high-k gate dielectric layer. Source/drain regions are formed by implanting a second conductive type impurity into the substrate by using the 5 gate electrode as a mask.

[0010]

According to fourth aspect of the present invention, in the method for manufacturing a complementary semiconductor device, a p-type well is formed in an upper layer of a substrate of the n-type circuit region. 10 An n-type well is formed in the upper layer of the substrate of the p-type circuit region. N-type impurities are implanted into an extreme surface layer of a channel portion of the p-type well. P-type impurities are implanted into an extreme surface layer of a channel portion of the n-type well. A high-k gate dielectric layer having 15 a higher dielectric constant than a silicon oxide film is formed on the substrate, after implanting the n-type and p-type impurities. A gate electrode material film to be a gate electrode is formed on the high-k gate dielectric layer. A gate electrode is formed by patterning the gate electrode material film and the high-k gate 20 dielectric layer in the n-type and p-type circuit regions. N-type source/drain regions are formed by implanting the n-type impurity into the p-type well by using the gate electrode as a mask. P-type source/drain regions are formed in the p-type circuit region by 25 implanting the p-type impurity into the n-type well by using the gate electrode as a mask.

[0011]

According to fifth aspect of the present invention, in the method for manufacturing a complementary semiconductor device, a p-type well is firstly formed by implanting boron ions with a dosage of  $1 \times 10^{13}$  30 atoms/cm<sup>2</sup> into an upper layer of a substrate in the n-type circuit region. An n-type well is formed by implanting phosphorus ions with a dosage of  $1 \times 10^{13}$  atoms/cm<sup>2</sup> into an upper layer of the substrate in the p-type circuit region. Arsenic or phosphorus ions are implanted

with a dosage of 5 to  $8 \times 10^{12}$  atoms/cm<sup>2</sup> into an extreme surface layer of a channel portion of the p-type well. Boron ions are implanted with a dosage of 3 to  $5 \times 10^{12}$  atoms/cm<sup>2</sup> into an extreme surface layer of a channel portion of the n-type well. P-type and n-type  
5 low-concentration layers are formed on an extreme surface layer of a channel portion of the p-type and n-type wells by diffusing the arsenic or phosphorus and boron ions implanted into the extreme surface layer by performing a heat treatment. A HfAlO<sub>x</sub> film is formed on the substrate, after performing the heat treatment. A  
10 polycrystalline silicon film to be a gate electrode is formed on the HfAlO<sub>x</sub> film. A gate electrode is formed on the p-type and n-type low-concentration layers via the HfAlO<sub>x</sub> film by patterning the polycrystalline silicon film and HfAlO<sub>x</sub> film. N-type source/drain regions are formed by implanting n-type impurities into the p-type  
15 well by using the gate electrode as a mask. P-type source/drain regions are formed in the p-type circuit region by implanting p-type impurities into the n-type well by using the gate electrode as a mask.

[0012]

Other features, elements, steps, advantages and characteristics  
20 of the present invention will be apparent from the following detailed description of preferred embodiments of the present invention when read in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

25 [0013]

Fig. 1 is a sectional view for describing a semiconductor device according to a first preferred embodiment of the present invention;  
[0014]

Figs. 2A to 2F are sectional process views for describing a method  
30 for manufacturing a semiconductor device according to the first preferred embodiment of the present invention;

[0015]

Fig. 3 is a sectional view for describing a semiconductor device according to a second preferred embodiment of the present invention;  
[0016]

Figs. 4A to 6C are sectional process views for describing a method  
5 for manufacturing a semiconductor device according to the second  
preferred embodiment of the present invention;  
[0017]

Fig. 7 is a diagram for showing a relationship between a threshold  
voltage and a gate length of a n-type channel MISFET according to  
10 various preferred embodiments of the present invention; and  
[0018]

Fig. 8 is a diagram for showing a relationship between a threshold  
voltage and a gate length of a p-type channel MISFET according to  
various preferred embodiments of the present invention.

15

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[0019]

In the following, principles and preferred embodiments of the present invention will be described with reference to the accompanying drawings. The members and steps that are common to some of the drawings are given the same reference numerals and redundant descriptions therefore may be omitted.

##### First Preferred Embodiment

[0020]

25 Fig. 1 is a sectional view for describing a semiconductor device according to a first preferred embodiment of the present invention. More specifically, Fig. 1 is a sectional view for describing an n-type channel MISFET (hereinafter referred to "NMISFET").

[0021]

30 As shown in Fig. 1, element isolation structures 2 for isolating active regions of a silicon substrate 1 are formed. A p-type well (hereinafter referred to "p-well") 3 is formed in an upper layer of the silicon substrate 1. A p-type low-concentration layer 5 is formed

on an extreme surface layer of a channel portion of the p-well 3. Although a detailed description will be given later, this p-type low-concentration layer 5 is preferably formed using the counter-doping of n-type impurities. The p-type low-concentration 5 layer 5 has a lower impurity concentration than the p-well 3 around this layer 5. By forming the p-type low-concentration layer 5 in the extreme surface layer of the channel portion, it is possible to perform the control of the threshold voltage of a MISFET with high accuracy (which will be described later). The depth of the p-type 10 low-concentration layer 5 is several nanometers to 10 nm or the like from the surface of the silicon substrate 1. At positions deeper than this level, the p-type low-concentration layer is offset by the p-well 3. A silicon oxide film 6a is formed on the p-type low-concentration layer 5. On the silicon oxide film 6a, a HfAlO<sub>x</sub> 15 film is formed as a high-k gate dielectric layer 7a. The HfAlO<sub>x</sub> film 7a has a higher dielectric constant than the silicon oxide film 6a.

[0022]

A gate electrode 8a made from a polycrystalline silicon film is formed on the HfAlO<sub>x</sub> film 7a. Sidewall spacers 13 made from a 20 silicon nitride film are formed on sides of the gate electrode 8a through a silicon oxide film 12. The silicon oxide film 12 is served for damage prevention. In the upper layer of the p-well 3 under the sidewall spacers 13, n-type extension regions 11a are formed in such a manner as to sandwich a p-type low-concentration layer 5a. In 25 addition, n-type source/drain regions 15a connected to the n-type extension regions 11a are formed in the upper layer of the p-well 3.

[0023]

Next, a method for manufacturing the above-described 30 semiconductor device will be described.

[0024]

Figs. 2A to 2F are sectional process views for describing a method for manufacturing a semiconductor device according to the first

preferred embodiment of the present invention. More specifically, Figs. 2A to 2F are sectional process view for describing a method for manufacturing a NMISFET.

[0025]

5 First, as shown in Fig. 2A, element isolation structures 2 each made from a silicon oxide film are formed in a p-type silicon substrate 1 by a STI (shallow trench isolation) process. Boron ions as p-type impurities are implanted into active regions isolated by the element isolation structures 2 with a dosage of, for example,  $1 \times 10^{13}$  atoms/cm<sup>2</sup> 10 and with an acceleration voltage of 130 keV. Thereafter, a heat treatment is performed to form a p-well 3.

[0026]

Next, as shown in Fig. 2B, arsenic ions as n-type impurities 4 are implanted into an extreme surface layer of the p-well 3, i.e., 15 an extreme surface layer of a portion to be a channel region of the p-well 3 (hereinafter referred to as a "channel portion") with a dosage of, for example,  $5 \text{ to } 8 \times 10^{12}$  atoms/cm<sup>2</sup> and with an acceleration voltage of 80 keV. Thereafter, a heat treatment is performed with a temperature of 850°C for 30 seconds or so. Thus, the arsenic ions are diffused. 20 As shown in Fig. 2C, a p-type low-concentration layer 5 having a lower impurity concentration than the p-well 3 is formed in the extreme surface layer of the p-well 3. Although a detailed description will be given later, this p-type low-concentration layer 5a makes it possible to control the threshold voltage of the MISFET having a high-k 25 gate dielectric layer 7 with high accuracy.

[0027]

Next, as shown in Fig. 2C, a silicon oxide film 6 is formed using a thermal oxidation process on the p-type low-concentration layer 5 in a film thickness of, for example, 0.7 nm to 1.0 nm. On the silicon 30 oxide film 6, an HfAlO<sub>x</sub> film as a high-k gate dielectric layer 7 having a higher dielectric constant than the silicon oxide film 6 is formed in a film thickness of, for example, 1.2 nm to 2.5 nm. Furthermore, a polycrystalline silicon film 8 to be a gate electrode is formed

on the HfAlO<sub>x</sub> film 7 using silane gas as a material in a film thickness of, for example, 125 nm or so. Although not shown, phosphorus ions as gate dopants are implanted into the polycrystalline silicon film 8 with a dosage of, for example,  $1 \times 10^{16}$  atoms/cm<sup>2</sup>. Thereafter, the 5 gate dopant implanted in the polycrystalline silicon film 8 is diffused by performing heat treatment. Furthermore, a resist pattern 9 is formed by a lithography technique on the polycrystalline silicon film 8.

[0028]

10 Subsequently, the polycrystalline silicon film 8, the HfAlO<sub>x</sub> film 7 and the silicon oxide film 6 are etched in this order by using the resist pattern 9 as a mask. Thereafter, the resist pattern 9 is removed. Thus, as shown in Fig. 2D, a gate electrode 8a is formed on the p-type low-concentration layer 5 of the silicon substrate 1 15 through gate dielectric layers 6a, 7a. That is, the p-type low-concentration layer 5 is positioned in an extreme surface layer of a channel region immediately under the gate dielectric layer 6a. Next, arsenic ions 10 as n-type impurities are implanted with an acceleration voltage of 2 keV and with a dosage of, for example, 1 20  $\times 10^{15}$  atoms/cm<sup>2</sup> using the gate electrode 8a as a mask, whereby n-type impurity layers 11 are formed. Thereafter, a heat treatment is performed. Thus, the arsenic ions in the n-type impurity layers 11 are activated and, as shown in Fig. 2E, n-type extension regions 11a are formed in the silicon substrate 1.

25 [0029]

Next, a silicon oxide film 12 for damage prevention is formed on an entire surface of the substrate 1 in a film thickness of, for example, 2 nm. A silicon nitride film 13 is formed on the silicon oxide film 12 in a film thickness of, for example, 50 nm to 80 nm. 30 Subsequently, the silicon nitride film 13 and the silicon oxide film 12 are anisotropically etched. Thus, as shown in Fig. 2E, sidewall spacers 13 covering sides of the gate electrode 8a are formed in a self-aligning manner. Next, arsenic ions 14 as n-type impurities

are implanted, for example, with an acceleration voltage of 35 keV and with a dosage of  $5 \times 10^{15}$  atoms/cm<sup>2</sup> using the sidewall spacers 13 and the gate electrode 8a as masks, whereby n-type impurity layers 15 are formed. Thereafter, a heat treatment is performed. Thus, the  
5 arsenic ions in the n-type impurity layer 15 are activated and, as shown in Fig. 2F, n-type source/drain regions 15a having a higher concentration than the n-type extension region 11 are formed in the silicon substrate 1.

[0030]

10 As described above, in this first preferred embodiment, after the formation of the p-well 3, the arsenic ions 4 are implanted into the extreme surface layer of the channel portion of the p-well 3. Thereafter, a heat treatment is performed. Thus, the p-type low-concentration layer 5 having a lower impurity concentration than  
15 the p-well 3 is formed in the extreme surface layer of p-well 3. As a result, even in a case where an HfAlO<sub>x</sub> film containing metals is used as a gate dielectric layer, it is possible to control the threshold voltage of a MISFET. Therefore, the threshold voltage of a semiconductor having a high-k gate dielectric layer can be controlled  
20 with high accuracy.

[0031]

Incidentally, in this first preferred embodiment, the description has been given of a n-type channel MISFET. However, the present invention can also be applied to a p-type channel MISFET.  
25 In this case, an n-type well (hereinafter referred to "n-well") is formed by implanting phosphorus ions with a dosage of  $1 \times 10^{13}$  atoms/cm<sup>2</sup> and with an acceleration voltage of 300 keV after the formation of the element isolation structures 2 and by performing heat treatment. Thereafter, boron ions as p-type impurities are implanted into the  
30 extreme surface layer of the channel portion of the n-type well with a dosage of, for example,  $3 \text{ to } 5 \times 10^{12}$  atoms/cm<sup>2</sup> and with an acceleration voltage of 15 keV, and a heat treatment is performed. Thus, a p-type low-concentration layer is formed. Then, a MISFET is formed by the

same technique as for a PMIS region of the second preferred embodiment, which will be described below.

[0032]

Also, in this first preferred embodiment, the description has  
5 been given of a MISFET having a LDD (lightly doped drain) structure. However, the preset invention can also be applied to a MISFET having no LDD structure. The same thing applies also to the second preferred embodiment, which will be described later. In this case, n-type impurities for forming n-type source/drain regions is implanted into  
10 the silicon substrate 1 by using the gate electrode 8a as a mask after the patterning of the gate electrode.

[0033]

Also, it is possible to use a silicon nitride film or a silicon oxynitride film in place of the silicon oxide film 6. Furthermore,  
15 it is possible to use a hafnium oxide film ( $\text{HfO}_2$  film, hafnia film), a Hf silicate film ( $\text{HfSiO}_x$  film) or an aluminum oxide film ( $\text{Al}_2\text{O}_3$  film, alumina film) or films obtained by nitriding these films as the high-k gate dielectric layer 7 in addition to the  $\text{HfAlO}_x$  film (Hf aluminate film). Also, the high-k gate dielectric layer 7 may be formed directly  
20 on the silicon substrate 1 without the formation of the silicon oxide film 6 (the same thing applies also to the second embodiment, which will be described later).

[0034]

Furthermore, it is possible to use a polycrystalline silicon  
25 germanium film in place of a polycrystalline silicon film as the gate electrode material film 8 (the same thing applies also to the second preferred embodiment, which will be described later).

[0035]

Also, in order to form the p-type low-concentration layer 5,  
30 it is possible to implant phosphorus ions in place of the arsenic ions 4 with a dosage of, for example,  $5$  to  $8 \times 10^{12}$  atoms/ $\text{cm}^2$  and with an acceleration voltage of 35 keV (the same thing applies also to the second embodiment, which will be described later). Also in this

case, a p-type low-concentration layer of the same depth can be obtained.

#### Second Preferred Embodiment

5 [0036]

Fig. 3 is a sectional view for describing a semiconductor device according to a second preferred embodiment of the present invention. Concretely, Fig. 3 is a sectional view for describing a CMISFET (complementary MISFET) serving as a complementary semiconductor 10 device.

[0037]

As shown in Fig. 3, element isolation structures 22 for isolating active regions of a silicon substrate 21 are formed. A NMIS region and a PMIS region are defined by the element isolation structures 15 22. A p-well 23 is formed in an upper layer of the silicon substrate 21 of the NMIS region. An n-well 24 is formed in an upper layer of the silicon substrate 21 of the PMIS region. A p-type low-concentration layer 27 is formed in an extreme surface layer of a channel portion of the p-well 23. An n-type low-concentration layer 20 30 is formed in an extreme surface layer of a channel portion of the n-well 24. Although a detailed description will be given later, the p-type low-concentration layer 27 and the n-type low-concentration layer 30 are formed by counter-doping n-type impurities and p-type impurities. The p-type and n-type low-concentration layers 27, 30 25 have lower impurity concentrations than the p-well 23 and n-well 24 around the layers 27, 30. By forming the p-type low-concentration layer 27 and the n-type low-concentration layer 30 in the extreme surface layer of the channel portion, it is possible to perform the control of the threshold voltage of an n-type channel MISFET and a 30 p-type channel MISFET with high accuracy (which will be described later). The depth of the p-type low-concentration layer 27 and the n-type low-concentration layer 30 is several nanometers to 10 nm or the like from the surface of the silicon substrate 21. At positions

deeper than this level, the p-type low-concentration layer 27 and the n-type low-concentration layer 30 are offset by the p-well 23 and the n-well 24. A silicon oxide film 31a is formed on each of the p-type low-concentration layer 27 and the n-type low-concentration layer 30. On the silicon oxide film 31a, a HfAlO<sub>x</sub> film is formed as a high-k gate dielectric layer 32a. The HfAlO<sub>x</sub> film 32a has a higher dielectric constant than the silicon oxide film 31a.

[0038]

A gate electrode 33a made from a polycrystalline silicon film is formed on the HfAlO<sub>x</sub> film 32a. Sidewall spacers 42 made from a silicon nitride film are formed on sides of the gate electrode 33a through a silicon oxide film 41. The silicon oxide film 41 is provided for damage prevention.

[0039]

In the upper layer of the p-well 23 under the sidewall spacers 42 in the NMIS region, n-type extension regions 37a are formed so as to sandwich the p-type low-concentration layer 27. In addition, n-type source/drain regions 45a connected to the n-type extension regions 37a are formed in the upper layer of the p-well 23.

[0040]

Also, in the upper layer of the n-well 24 under the sidewall spacers 42 in the PMIS region, p-type extension regions 40a are formed so as to sandwich the n-type low-concentration layer 30. In addition, p-type source/drain regions 48a connected to the n-type extension regions 40a are formed in the upper layer of the n-well 24.

[0041]

Next, a method for manufacturing the above-described semiconductor device will be described.

[0042]

Figs. 4A to 6C are sectional process views for describing a method for manufacturing a semiconductor device according to the second preferred embodiment of the present invention. More specifically, these figures are sectional process views for describing a method

for manufacturing a CMISFET serving as a complementary semiconductor device.

[0043]

First, as shown in Fig. 4A, element isolation structures 22 are formed in a p-type silicon substrate 21 by the STI process. Next, boron ions as p-type impurities are implanted into active regions of a n-type channel MISFET region (hereinafter referred to as "NMIS region") isolated by the element isolation structures 22 with a dosage of, for example,  $1 \times 10^{13}$  atoms/cm<sup>2</sup> and with an acceleration voltage of 130 keV. Thereafter, a heat treatment is performed to diffuse the boron ions. Thus, a p-well 23 is formed.

[0044]

Also, phosphorus ions as n-type impurities are implanted into active regions of a p-type channel MISFET region (hereinafter referred to as "PMIS region") with a dosage of, for example,  $1 \times 10^{13}$  atoms/cm<sup>2</sup> and with an acceleration voltage of 300 keV. Thereafter, a heat treatment is performed to diffuse the phosphorus ions. Thus, the n-well 24 is formed. Incidentally, the p-type impurities and the n-type impurities can be diffused by performing heat treatment once.

[0045]

Next, as shown in Fig. 4B, a resist pattern 25 covering the PMIS region is formed using a lithography technique. Arsenic ions as n-type impurities 26 are implanted into an extreme surface layer of the p-well 23, i.e., an extreme surface layer of a channel portion of the p-well 23 with a dosage of, for example,  $5 \text{ to } 8 \times 10^{12}$  atoms/cm<sup>2</sup> and with an acceleration voltage of 80 keV. Thereafter, the resist pattern 25 is removed.

[0046]

Next, as shown in Fig. 4C, a resist pattern 28 covering the NMIS region is formed using a lithography technique. Boron ions as p-type impurities 29 are implanted into an extreme surface layer of the n-well 24, i.e., an extreme surface layer of a channel portion of the n-well

24 with a dosage of, for example, 3 to  $5 \times 10^{12}$  atoms/cm<sup>2</sup> and with an acceleration voltage of 15 keV. The resist pattern 28 is removed.

[0047]

Thereafter, a heat treatment is performed with a temperature  
5 of 850°C for about 30 seconds or so. Thus, as shown in Fig. 5A, p-type low-concentration layers 27 are formed in the extreme surface layer of the p-well 23, and n-type low-concentration layers 30 are formed in the extreme surface layer of the n-well 24.

[0048]

10 Next, as shown in Fig. 5A, a silicon oxide film 31 is formed using the thermal oxidation process on the silicon substrate 21 in a film thickness of, for example, 0.7 nm to 1.0 nm. On the silicon oxide film 31, an HfAlO<sub>x</sub> film is formed as a high-k gate dielectric layer 32 in a film thickness of, for example, 1.2 nm to 2.5 nm. The  
15 HfAlO<sub>x</sub> film 32 has a higher dielectric constant than the silicon oxide film 31. Furthermore, a polycrystalline silicon film 33 to be a gate electrode is formed on the HfAlO<sub>x</sub> film 32 using silane gas as a material in a film thickness of, for example, 125 nm or so.

[0049]

20 Although not shown, the PMIS region is masked with a resist pattern, and phosphorus ions as gate dopants are implanted into the polycrystalline silicon film 33 of the NMIS region with a dosage of, for example,  $1 \times 10^{16}$  atoms/cm<sup>2</sup>. By using a similar technique, the NMIS region is masked with a resist pattern, and boron ions as gate  
25 dopants are implanted into the polycrystalline silicon film 33 of the PMIS region with a dosage of, for example,  $3 \times 10^{15}$  atoms/cm<sup>2</sup>. The gate dopants implanted in the polycrystalline silicon film 33 are diffused by performing a heat treatment.

[0050]

30 Next, a resist pattern 34 is formed on the polycrystalline silicon film 33 using the lithography technique.

[0051]

The polycrystalline silicon film 33, the HfAlO<sub>x</sub> film 32 and the silicon oxide film 31 are etched in this order using the resist pattern 34 as a mask. Next, the resist pattern 34 is removed. Thus, as shown  
5 in Fig. 5B, a gate electrode 33a is formed on the n-type low-concentration layer 27 of the NMIS region through gate dielectric layers 31a, 32a, and a gate electrode 33a is formed on the p-type low-concentration layer 30 of the PMIS region through gate dielectric layers 25a, 26a.

10 [0052]

Next, as shown in Fig. 5B, a resist pattern 35 covering the PMIS region is formed using a lithography technique. Arsenic ions 36 as n-type impurities for forming n-type extension regions are implanted with an acceleration voltage of 2 keV and with a dosage of, for example,  
15 1 × 10<sup>15</sup> atoms/cm<sup>2</sup> using the gate electrode 33a of the NMIS region as a mask. Thus, n-type impurity layers 37 are formed in the silicon substrate 21 of the NMIS region. The resist pattern 35 is removed.

[0053]

Next, as shown in Fig. 5C, a resist pattern 38 covering the NMIS region is formed using a lithography technique. Boron ions 39 as p-type impurities for forming p-type extension regions are implanted with an acceleration voltage of 0.2 keV and with a dosage of, for example, 1 × 10<sup>15</sup> atoms/cm<sup>2</sup> using the gate electrode 33a of the PMIS region as a mask. Thus, a p-type impurity layer 40 is formed on the  
25 silicon substrate 21 of the PMIS region.

[0054]

Thereafter, a heat treatment is performed. Thus, as shown in Fig. 6A, the arsenic ions in the n-type impurity layer 37 of the NMIS region are activated to form n-type extension regions 37a, and the  
30 boron ions in the p-type impurity layer 40 of the PMIS region are activated to form p-type extension regions 40a.

[0055]

Next, as shown in Fig. 6A, a silicon oxide film 41 is formed on the entire surface of the substrate 21 in a film thickness of, for example, 2 nm. A silicon nitride film 42 is formed on the silicon oxide film 41 in a film thickness of, for example, 50 nm to 80 nm. Subsequently, the silicon nitride film 42 and the silicon oxide film 41 are anisotropically etched. Thus, sidewall spacers 42 covering sides of the gate electrode 33a are formed in a self-aligning manner.

[0056]

10 Next, a resist pattern 43 covering the PMIS region is formed using a lithography technique. Arsenic ions 44 as n-type impurities for forming n-type source/drain regions are implanted with an acceleration voltage of 35 keV and with a dosage of, for example,  $5 \times 10^{15}$  atoms/cm<sup>2</sup> using the sidewall spacers 42 and the gate electrode 15 33a of the NMIS region as masks. Thus, n-type impurity layers 45 are formed in the upper layer of the silicon substrate 21 of the NMIS region. The resist pattern 43 is removed.

[0057]

20 Next, as shown in Fig. 6B, a resist pattern 46 covering the NMIS region by a lithographic technique. Boron ions 47 as p-type impurities for forming the p-type source/drain regions are implanted with an acceleration voltage of 5 keV and with a dosage of, for example,  $3 \times 10^{15}$  atoms/cm<sup>2</sup> using the sidewall spacers 42 and the gate electrode 25 33a of the PMIS region as masks. Thus, p-type impurity layers 48 are formed in the upper layer of the silicon substrate 21 of the PMIS region. The resist pattern 46 is removed.

[0058]

Lastly, as shown in Fig. 6C, a heat treatment is performed with a temperature of not less than 1,000°C but not more than 1,050°C for 30 several minutes. Thus, the arsenic ions in the n-type impurity layers 45 of the NMIS region are activated to form n-type source/drain regions 45a, and the boron ions in the p-type impurity layers 48 of the PMIS region are activated to form of source/drain regions 48a.

[0059]

As described above, in this second preferred embodiment, after the formation of the p-well 23 in the NMIS region and the formation of the n-well 24 in the PMIS region, the arsenic ions 26 are implanted 5 into the extreme surface layer of the channel portion of the p-well 23, and a heat treatment is performed. Thus, the p-type low-concentration layer 27 having a higher impurity concentration than the p-well 23 is formed. Further, the boron ions 29 are implanted into the extreme surface layer of the channel portion of the n-well 10 24, and a heat treatment is performed. Thus, the n-type low-concentration layer 30 having a lower impurity concentration than the n-well 24 is formed. As a result, even in a case where an HfAlO<sub>x</sub> film containing metals is used as a gated dielectric layer, it is possible to control the threshold voltage of the n-type channel MISFET and 15 the p-type channel MISFET. Therefore, the threshold voltage of a complementary semiconductor device having a high-k gate dielectric layer can be controlled with high accuracy.

[0060]

Fig. 7 is a diagram for showing a relationship between a threshold 20 voltage and a gate length of a n-type channel MISFET according to a preferred embodiment of the present invention.

[0061]

As shown in Fig. 7, an increase in the threshold voltage of a NMISFET is observed when ion implantation for impurity concentration 25 control into a channel portion is not performed. The threshold voltage can be suppressed by performing ion implantation. In order to control the threshold voltage of a NMISFET to a preferred range of, specifically, 300 mV to 600 mV with a gate length of not less than 90 nm, which is a minimum value at the present stage, it is preferred that arsenic 30 ions are implanted with a dosage of 5 to  $8 \times 10^{12}$  atoms/cm<sup>2</sup>. In this case, the p-well is formed by implanting boron ions with a dosage of  $1 \times 10^{13}$  atoms/cm<sup>2</sup> and with an acceleration voltage of 130 keV.

[0062]

Fig. 8 is a diagram for showing a relationship between a threshold voltage and a gate length of a p-type channel MISFET according to a preferred embodiment of the present invention.

5 [0063]

As shown in Fig. 8, as with the above-described NMISFET, an increase in the threshold voltage of a PMISFET is observed when ion implantation for impurity concentration control into a channel portion is not performed. The threshold voltage can be suppressed by 10 performing ion implantation. In order to control the threshold voltage of a NFET to a preferred range of, specifically, 400 mV to 600 mV with a gate length of not less than 90 nm, which is a minimum value at the present stage, it is preferred that boron ions are implanted with a dosage of 3 to  $5 \times 10^{12}$  atoms/cm<sup>2</sup>. In this case, the n-well 15 is formed by implanting phosphorus ions with a dosage of  $1 \times 10^{13}$  atoms/cm<sup>2</sup> and with an acceleration voltage of 300 keV.

[0064]

This invention, when practiced illustratively in the manner described above, provides the following major effects.

20 [0065]

As described above, in various preferred embodiments of the present invention, by forming a low-concentration layer having a low impurity concentration in an extreme surface layer of a channel portion 25 of a well region, it is possible to control the threshold voltage of a semiconductor device having a high-k gate dielectric layer with high accuracy.

[0066]

While preferred embodiments of the present invention have been described above, it is to be understood that variations and 30 modifications will be apparent to those skilled in the art without departing the scope and spirit of the present invention. The scope of the present invention, therefore, is to be determined solely by the following claims.